





Intel Software Tools

Stephen Blair-Chappell

Intel Compiler Labs




Intel® Parallel Studio XE 2013 and Intel® Cluster Studio XE 2013







*Helping Developers Efficiently Produce
Fast, Scalable and Reliable Applications*

More Cores. Wider Vectors. Performance Delivered.


Intel® Parallel Studio XE 2013 and Intel® Cluster Studio XE 2013




Intel® Parallel Studio XE 2013 and Intel® Cluster Studio XE 2013 †

Phase	Product	Feature	Benefit
Build	 Intel® Advisor XE	Threading design assistant (Studio products only)	<ul style="list-style-type: none"> • Simplifies, demystifies, and speeds parallel application design
	 Intel® Composer XE	<ul style="list-style-type: none"> • C/C++ and Fortran compilers • Intel® Threading Building Blocks • Intel® Cilk™ Plus • Intel® Integrated Performance Primitives • Intel® Math Kernel Library 	<ul style="list-style-type: none"> • Enabling solution to achieve the application performance and scalability benefits of multicore and forward scale to many-core
	 Intel® MPI Library†	High Performance Message Passing (MPI) Library	<ul style="list-style-type: none"> • Enabling High Performance Scalability, Interconnect Independence, Runtime Fabric Selection, and Application Tuning Capability
Verify & Tune	 Intel® VTune™ Amplifier XE	Performance Profiler for optimizing application performance and scalability	<ul style="list-style-type: none"> • Remove guesswork, saves time, makes it easier to find performance and scalability bottlenecks
	 Intel® Inspector XE	<p>Memory & threading dynamic analysis for code quality</p> <p>Static Analysis for code quality</p>	<ul style="list-style-type: none"> • Increased productivity, code quality, and lowers cost, finds memory, threading, and security defects before they happen
	 Intel® Trace Analyzer & Collector†	MPI Performance Profiler for understanding application correctness & behavior	<ul style="list-style-type: none"> • Analyze performance of MPI programs and visualize parallel application behavior and communications patterns to identify hotspots

Efficiently Produce Fast, Scalable and Reliable Applications




Top New Features




Performance	Performance Profiling	Reliability	Reproducibility	Standards	Parallelism Assistance
Improved compiler and library performance <hr/> + Ivy Bridge microarchitecture <hr/> + Haswell microarchitecture <hr/> + Intel® Xeon Phi™ coprocessor	A dozen new analysis features <hr/> Low overhead Java* profiling <hr/> CPU Power Analysis	Pointer checker <hr/> Heap growth analysis <hr/> Improved MPI fault tolerance†	Conditional numerical reproducibility	Expanded C++ 11 <hr/> Expanded Fortran 2008 <hr/> MPI 2.2†	Analysis extended to include Linux*, Fortran and C# (in addition to Windows* and C/C++)

†Intel® Cluster Studio XE






Efficiently produce fast, scalable and reliable applications running on Windows* and Linux*




A Story ...

A Bank near you!


The Reason Why



- Long overnight runtime
- Cost of renting space in data centres
- Power Consumption




The Same Source Change Improves Performance on Both Targets



Vectorised

19 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab

The Same Source Change Improves Performance on Both Targets




Parallelization and vectorization together improve option per second by > 800X and by >50X

HOW DO WE GET THERE?

5 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab



The Same Source Change Improves Performance on Both Targets



Parallel

7 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab



On the graphs, bigger is better

Timing Summary

	initialization	calculation	total
MS VS 10 - CL , base line	1324	627	1951
ICL , base line	1172	487	1659
ICL, vectorized	1161	202	1363
ICL, vectorized + OMP threading	612	105	717
ICL, vectorized + Cilk tasking	608	117	725
ICL, vectorized + OMP + MKL VSL	99	103	202

Source code freely available : Please contact presenter in case you want to have the source code and build scripts to reproduce the measurements

ArraySection version available from software.intel.com (search for Black-Scholes)

Three Common Requests

“How can I make my program run
faster?”

“How can I make my program
parallel?”

“Will my code run on any CPU? -
compatibility?”

Programs on Xeon Phi . . .

Code must be


highly **Parallel**

effectively **Vectorised**

Application Performance: Intel® Xeon Phi™ Coprocessor

Ratio KNC/E5 Peak Performance (per processor)

- 0.00-1.00
- 1.00-2.00
- 2.00-3.00
- 3.00-4.00
- 4.00-5.00
- 5.00-6.00
- 6.00-7.00
- 7.00-8.00



And three more questions of late . . .

Will my code run on a Xeon Phi?




Do I have to change my code to much?



What performance will I get?



Intel® Parallel Studio XE



+ Advisor 

- **Intel® Parallel Advisor**
 - Use to model parallelism in your existing applications

- **Intel® Composer XE**
 - Use to generate fast, safe, parallel code (C/C++, Fortran)
- **Intel® VTune™ Amplifier XE**
 - Find hotspots and bottlenecks in you code.
- **Intel® Inspector XE**
 - Use to find memory and threading errors

Four Components

Three Common Requests

“How can I make my program run
faster?”

“How can I make my program
parallel?”

“Will my code run on any CPU? -
compatibility”

The compiler uses many optimisation techniques

Faster Code

profile guided optimisation
-O_d
architecture-specific optimisations
auto-vectorisation
loop optimisations
auto-Parallelism
function inlining
-O₁
optimise for size
-O₃
inter procedural optimisation
fast intrinsic functions
optimised runtime functions
-O₂
fast floating point


<http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html>

http://software.intel.com/sites/products/collateral/hpc/compiler/compiler_qrg12.pdf


Often we are happy with **out-of-the-box** experience

When was the last time you looked at some **documentation**?


SIMD Instruction Enhancements



```
for (i=0;i<MAX;i++)
    c[i]=a[i]+b[i];
```



Other Ways of Inserting Vectorised Code




An example

Faster Code

Speedup by upgrading silicon

CPU	No Auto-Vectorisation	With Auto-Vectorisation	Speedup
P4	39.344	21.9	1.80
Core 2	5.546	0.515	10.77
Speedup	7.09	45.52	76



Speedup by swapping compiler

Verified using VTune

CPU EVENT	Without Vect	With Vect
CPU_CLK_UNHALTED.CORE	16,641,000,448	1,548,000,000
INST_RETIRED.ANY	3,308,999,936	1,395,000,064
X87_OPS_RETIRED.ANY	250,000,000	0
SIMD_INST_RETIRED	0	763,000,000

Full paper available here:

<http://edc.intel.com/Link.aspx?id=1045>

Three Common Requests


“How can I make my program run
faster?”

“How can I make my program
parallel?”

“Will my code run on any CPU? -
compatibility?”

Speedup using parallelism

Parallel Code



Four Step Development

Language to help parallelism

Parallel Code

Intel® Cilk™ Plus

OpenMP

```
#pragma omp parallel for
for(i=1;i<=4;i++) {
    printf("Iter: %d", i);
}
```

Intel® Threading Building Blocks

Intel® MPI

Fortran Coarrays


OpenCL

Native Threads




```
cilk_for (int i = 0; i < max_row; i++)
{
    for (int j = 0; j < max_col; j++ )
    {
        p[i][j] = mandel( complex(scale(i), scale(j)));
    }
}
```

An example ...

Parallel Code



ID	Problem	Sources	Modules	State
P1	Unhandled application exception	functional	Sudoku_c.exe	New
P2	Cross-thread stack access	Generator.cpp; main.cpp	Sudoku_c.exe	New
P3	Cross-thread stack access	[Unknown]; xutility	Sudoku_c.exe; libiomp5md.dll	Not fixed
P4	Data race	Generator.cpp	Sudoku_c.exe	Not fixed
P5	Data race	main.cpp	Sudoku_c.exe	Not fixed
P6	Data race	xtree	Sudoku_c.exe	Not fixed
P7	Data race	xmemory; xtree	Sudoku_c.exe	Not fixed
P8	Data race	xmemory; xtree	Sudoku_c.exe	Not fixed
P9	Data race	xmemory; xtree	Sudoku_c.exe	New
P10	Data race	xmemory; xtree	Sudoku_c.exe	New
P11	Data race	xmemory; xtree	Sudoku_c.exe	New



1. Hotspot Analysis
2. Implement
3. Find Threading Errors
- 4,5,6. Tune Parallelism

https://makebettercode.com/parallel_landing_required/lib/pdf/5373_IN_ParallelMag_Sudoku_060911.pdf

Three Common Requests

“How can I make my program run
faster?”

“How can I make my program
parallel?”

“Will my code run on any CPU? -
compatibility”

Will my program run on any CPU? Compatible Code

Compatibility

- run?

Future Proofing

OS-agnostic
CPU-agnostic
Language / Standards
Tools
Scalability

- build?

- Performance?



Thank You

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

