



### Overview: Programming Environment for Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessor



### **One Source Base, Tuned to many** Targets





#### Intel<sup>®</sup> Parallel Studio XE 2013 and Intel<sup>®</sup> Cluster Studio XE 2013

Phase		Product	Feature	Benefit
Build	Ad	Intel <sup>®</sup> Advisor XE	Threading design assistant (Studio products only)	<ul> <li>Simplifies, demystifies, and speeds parallel application design</li> </ul>
	Co	Intel <sup>®</sup> Composer XE	<ul> <li>C/C++ and Fortran compilers</li> <li>Intel® Threading Building Blocks</li> <li>Intel® Cilk™ Plus</li> <li>Intel® Integrated Performance Primitives</li> <li>Intel® Math Kernel Library</li> </ul>	<ul> <li>Enabling solution to achieve the application performance and scalability benefits of multicore and forward scale to many-core</li> </ul>
	MPI	Intel <sup>®</sup> MPI Library <sup>†</sup>	High Performance Message Passing (MPI) Library	<ul> <li>Enabling High Performance Scalability, Interconnect Independence, Runtime Fabric Selection, and Application Tuning Capability</li> </ul>
Verify & Tune	Am	Intel <sup>®</sup> VTune™ Amplifier XE	Performance Profiler for optimizing application performance and scalability	<ul> <li>Remove guesswork, saves time, makes it easier to find performance and scalability bottlenecks</li> </ul>
	X	Intel <sup>®</sup> Inspector XE	Memory & threading dynamic analysis for code quality Static Analysis for code quality	<ul> <li>Increased productivity, code quality, and lowers cost, finds memory, threading, and security defects before they happen</li> </ul>
	ITAC	Intel <sup>®</sup> Trace Analyzer & Collector <sup>†</sup>	MPI Performance Profiler for understanding application correctness & behavior	<ul> <li>Analyze performance of MPI programs and visualize parallel application behavior and communications patterns to identify hotspots</li> </ul>







### **Native Models**



#### Parallel programming is the same on coprocessor and host





## Intel® MIC Centric

### Native MIC Programming

Enabled by –mmic compiler option

- Fully supported by compiler vectorization, Intel® MKL, OpenMP\*, Intel® TBB, Intel® Cilk Plus, Intel® MPI, ...
  - No Intel® Integrated Performance Primitives library yet
- For sure, an option for some applications:
  - Needs to fit into memory (up to 16GB today)
  - Should be highly parallel code
  - Serial parts are slower on MIC than on host
  - Limited access to external environment like I/O
  - Native MIC file system exists in memory only
  - NFS allows external I/O but limited bandwidth





### **Offload Models**



Parallel programming is the same on coprocessor and host





## **Programming Models and Mindsets**



#### Range of models to meet application needs



Optimization Notice

### **Offload Models**

- Intel® Xeon Phi<sup>™</sup> supports two offload models:
  - Explicit:

Data transfers from host to/from coprocessor are initiated by programmer

#### - Implicit:

Data is (virtually) shared (VSHM) between host and coprocessor

• Also called LEO (Language Extensions for Offload)



## **Explicit Offload Model**



- The programmer explicitly control data and function movement between the host and target(s)
  - Data is copied (not shared)
  - Must be bitwise copy-able (pointers NOT relocated)
- Supported for Fortran, C/C++





## **Explicit Offload Model - Use**

Explicit offloading requires user to manage data persistence:

- Data/Functions marked as...
   C/C++:
  - #pragma offload\_attribute(push, target(mic))

```
#pragma offload_attribute(pop))
```

• \_attribute\_\_((target(mic)))

Fortran:

- !DIR\$ OPTIONS /OFFLOAD\_ATTRIBUTE\_TARGET=mic
- **!DIR\$ ATTRIBUTES OFFLOAD:mic :: <subroutine>** Will exist on both the host and target systems and copied between host and target when referenced.
- Named targets
  - target(mic): runtime picks the card
  - target(mic:n): explicitly name the logical card number n





### **Explicit Offload Model - Use**

Pure data transfer:

- #pragma offload\_transfer target(mic0)
- !DIR\$ offload\_transfer target(mic0)
- Asynchronous transfers: Clauses signal(<id>) & wait(<id>)

Offloading code:

- #pragma offload target(mic0) <code\_scope>
- !DIR\$ offload target(mic0) <code\_scope>



Optimization



### Explicit Offload Model – Memory

- Use in/out/inout/nocopy clauses to specify data transfer and direction
- Use alloc\_if([0|1]) and free\_if([0|1]) to conditionally manage memory allocation on the target
- With **into(...)** clause you can specify data to be moved to other variables/memory.

What can persist?

Type of variable	Support
Static or global	Yes
Неар	Yes
Scalar on stack	Yes
Array on stack	Not yet





### Explicit Offload Model – Example

### Allocate persisted data on heap:

Create structure to track persistent data, pass it as a parameter between functions

```
struct pcache {
    int *p1;
};
#define N 128
int main(int argc, char **argv)
{
    struct pcache *share = start_job();
    continue_job(share);
    return 0;
}
```





# Explicit Offload Model – Example cont'd





# Explicit Offload Model – Example cont'd

```
void continue_job(struct pcache *mine)
{
                            Get the pointer to existing
  int i;
                            data from the "cache"
  int *A = mine->p1;
#pragma offload target(mic:0) \
                 in(A:length(0) alloc_if(0) free_if(0))
    for (i=0;i < N; ++i) {</pre>
                                (Re-)Use already allocated data
      A[i] += A[i] + 1;
```

- Only minimal changes required!
- The same code also runs on host:
  - Compile with -no-offload or
  - run on host without target



### **Implicit Offload Model**



- Implicit Offloading: Virtual Shared Memory
- User code declares data objects to be shared:
  - Data allocated at same address on host and target
  - Modified data is copied at synchronization points
  - Allows sharing of complex data structures
  - No data marshaling necessary
- Supported only for C and C++
- Can't propagate exceptions between host & target





### Implicit Offload Model - Example





# Implicit Offload Model - Example cont'd





}

## **Implicit Offload Model**

### Preferred if data to be transferred is complex:

It can use pointers, and any composition of structs and pointers!

- Allocation via \_Offload\_shared\_[aligned\_]malloc(...)
- De-allocation via \_Offload\_shared\_[aligned\_]free(...)

Target can be specified as well:

\_Cilk\_offload\_to(<target-number>)

Same as for explicit offload model:

- Only minimal changes required!
- The same code also runs on host:
  - Compile with -no-offload or
  - run on host without target



### What is needed?

Install Intel® Manycore Platform Software Stack package:

- Provides cross-compile environment
- Also contains Eclipse\* IDE/Visual Studio\* integration for debugging
- Use compilers from Intel® Composer XE 2013 and later

For offload models, pass options via **-offload-option** Example:

```
$ icc test.c -O2 -offload-option,mic,compiler,"-O3 -vec-report3"
```

Native build also possible by option <u>-mmic</u> More information reg. offload models: <u>http://software.intel.com/en-us/articles/effective-use-of-the-intel-compilers-offload-features</u>



### **OpenMP 4.0 TARGET – Offload Execution Model**

The code section to be executed on accelerators are marked by a **target** construct.

- A target region is executed by a single thread, called the initial device thread
- Parallelism on accelerator is specified by traditional and extended Openmp-parallel constructs
- The task that encounters the **target** construct waits at the end of the construct until execution of the region completes
- If a target device does not exist or is not supported by the implementation, the **target** region is executed by the host device
- A data environment is set up via **map** clause

```
#pragma omp target [clause[[,] clause],...] new-line
    structured-block
```

Clauses:

```
device(scalar-integer-expression) // to select the device
map(alloc|to|from|tofrom : list) if(scalar-expr) // data environment
```



### **OpenMP\* Data Environment Examples**

```
#pragma omp target map(to:b[0:count])) map(to:c,d) map(from:a[0:count])
  {
    #pragma omp parallel for
    for (i=0; i<count; i++) {
        a[i] = b[i] * c + d;
        }
    }
}</pre>
```

```
#pragma omp target data device(0) map(alloc:tmp[0:N]) map(to:input[0:N]) map(from:result)
  {
   #pragma omp target device(0)
   #pragma omp parallel for
   for (i=0; i<N; i++)
     tmp[i] = some_computation(input[i], i);</pre>
```

```
do_some_other_stuff_on_host();
```

```
#pragma omp target device(0)
#pragma omp parallel for reduction(+:result)
    for (i=0; i<N; i++)
        result += final_computation(tmp[i], i)
    }</pre>
```



## **Support for SIMD Parallelism**

But there is more than the parallelism offered by the many cores:

For good performance, it's not sufficient to use all the cores, you need to use the 512 bit SIMD registers and (vector) instructions Vector Processing Unit for Intel® IMCI - 512-bit Vector Execution Engine

- 16 lanes of 32-bit single precision and integer operations
- 8 lanes of 64-bit double precision and integer operations
- 32 512-bit general purpose vector registers in 4 threads
- 8 16-bit mask registers in 4 threads for predicated execution

#### Read/Write

- One vector length (512-bits) per cycle from/to Vector Registers
- One operand can be from the memory

**IEEE 754 Standard Compliance** 

- 4 rounding Model, even, 0,  $+\infty$ ,  $-\infty$
- Hardware support for SP/DP denormal handling

More about FP handling: <u>http://software.intel.com/en-us/articles/differences-in-floating-point-</u> <u>arithmetic-between-intel-xeon-processors-and-the-intel-xeon</u>





### Intel® MIC Vector Types

Intel® Many Integrated Core (Intel® MIC):



It just has begun – more to come, but only what's needed!

High level language *complex* type can also be used; compiler cares about details (halves the potential vector length)

Use 32 bit integers where possible (*short* & *char* types will be converted implicitly, though)







### Many Ways to Exploit SIMD Parallelism









### **Auto-vectorization**

- The vectorizer for Intel<sup>®</sup> MIC architecture works just like for SSE or AVX on the host, for C, C++ and Fortran
  - Enabled at default optimization level (-O2)
  - Data alignment should be to 64 bytes, instead of 16 (see later)
  - More loops can be vectorized, because of masked vector instructions, gather/scatter instructions, fused multiply-add (FMA)
  - Try to avoid 64 bit integers (except as addresses)
- Vectorized loops may be recognized by:
  - Vectorization and optimization reports (simplest), e.g. -vec-report2 or -opt-report-phase hpo
  - Unmasked vector instructions (there are no separate scalar instructions; masked vector instructions are used instead)
  - Gather & scatter instructions
  - Math library calls to libsvml





### Intel<sup>®</sup> Cilk<sup>™</sup> Plus



#### Runtime system APIs, Environment variables, pragmas



### Intel<sup>®</sup> Cilk<sup>™</sup> Plus Array Notation

#### Simple example:

Serial version: float dot\_product(unsigned int size, float A[size], float B[size])

```
int i;
float dp = 0.0f;
for (i=0; i<size; i++) {
        dp += A[i] * B[i];
    }
return dp;
}
```

```
Array Notation version:
float dot_product(unsigned int size, float A[size], float B[size])
{
    return __sec_reduce_add(A[:] * B[:]);
    // A[:] can also be written as A[0:size]
}
```



# Intel® Cilk<sup>™</sup> Plus Array Notation Syntax

```
A[:]
A[start_index : length]
A[start_index : length : stride]
```

- Use a ":" in array subscripts to operate on multiple elements
- Array notation returns a subset of the referenced array
- "length" specifies number of elements of subset
- "stride": distance between elements for subset
- "length" and "stride" are optional (all & stride 1 are default)



Explicit Data Parallelism Based on C/C++ Arrays



### Intel<sup>®</sup> Cilk<sup>™</sup> Plus



#### **Execution parameters**

Runtime system APIs, Environment variables, pragmas





### Intel<sup>®</sup> Cilk<sup>™</sup> Plus SIMD Enabled Functions





### Intel® Cilk<sup>™</sup> Plus SIMD Enabled Functions - Clauses

attributes((vector))	(Intel)
#pragma omp declare simd	(OpenMP* 4.0)
Available clauses (both Op	enMP and Intel versions)
LINEAR	(additional induction variables)
UNIFORM	(arguments that are loop constants)
REDUCTION	
PROCESSOR	(Intel)
VECTORLENGTH	(Intel)
MASK / NOMASK	(Intel)
INBRANCH / NOTINBRANCH	(OpenMP 4.0)
SIMDLEN	(OpenMP 4.0)
ALIGNED	(OpenMP 4.0)



### Intel<sup>®</sup> Cilk<sup>™</sup> Plus



#### **Execution parameters**

Runtime system APIs, Environment variables, pragmas





### Intel<sup>®</sup> Cilk<sup>™</sup> Plus Pragma/Directive

C/C++: #pragma simd [clause [,clause]...] Fortran: !DIR\$ SIMD [clause [,clause]...] Without any clause, the directive "enforces" vectorization of the loop, ignoring all dependencies (even if they are proved!)

Example:

```
void addfl(float *a, float *b, float *c, float *d, float *e, int n)
{
#pragma simd
for(int i = 0; i < n; i++)
    a[i] = a[i] + b[i] + c[i] + d[i] + e[i];
}</pre>
```

Without SIMD directive, vectorization likely fails since there are too many pointer references to do a run-time check for overlapping (compiler heuristic). The compiler won't create multiple versions here. Using the directive asserts the compiler that none of the pointers are overlapping.



### Intel® Cilk<sup>™</sup> Plus Pragma/Directive -Clauses

The programmer (i.e. you!) is responsible for correctness Just like for race conditions in OpenMP\* loops

Available clauses	(both OpenMP and Intel versions)
PRIVATE	
LASTPRIVATE	like OpenMP
REDUCTION	
COLLAPSE	(OpenMP 4.0 only; for nested loops)
LINEAR	(additional induction variables)
SAFELEN	(OpenMP 4.0 only)
VECTORLENGTH	(Intel only)
ALIGNED	(OpenMP 4.0 only)
ASSERT	(Intel only; default for OpenMP 4.0)



### **OpenMP\* on the Coprocessor**

- The basics work just like on the host CPU
  - For both native and offload models
  - Need to specify -openmp
- There are 4 hardware thread contexts per core
  - Need <u>at least</u> 2 x ncore threads for good performance
    - For all except the most memory-bound workloads
    - Often, 3x or 4x (number of available cores) is best
    - Very different from hyperthreading on the host!
    - opt-threads-per-core=n advises compiler how many threads to optimize for
  - If you don't saturate all available threads, be sure to set \$KMP\_AFFINITY to control thread distribution



### **OpenMP\* defaults**

- **\$OMP\_NUM\_THREADS** defaults to
  - 1 x ncore for host (or 2x if hyperthreading enabled)
  - 4 x ncore for native coprocessor applications
  - 4 x (ncore-1) for offload applications
    - one core is reserved for offload daemons and OS
  - Defaults may be changed via environment variables or via API calls on either the host or the coprocessor



Optimization



### **Thread Affinity Interface**

Allows OpenMP threads to be bound to physical or logical cores

- export environment variable KMP\_AFFINITY=
  - compact assign threads to consecutive h/w contexts on same physical core (eg to benefit from shared cache)
  - scatter assign consecutive threads to different physical cores (eg to maximize access to memory)
  - balanced blend of compact & scatter (currently only available for Intel<sup>®</sup> MIC Architecture)
- Helps optimize access to memory or cache
- Particularly important if all available h/w threads not used
  - else some physical cores may be idle while others run multiple threads
- See compiler documentation for (much) more detail



# Example – share work between coprocessor and host using OpenMP\*

```
omp_set_nested(1);
                                             Top level, runs on host
#pragma omp parallel private(ip)
                                             Runs on coprocessor
#pragma omp sections
                                             Runs on host
#pragma omp section
       use pointer to copy back only part of potential array,
/*
       to avoid overwriting host */
#pragma offload target(mic) in(xp) in(yp) in(zp) out(ppot:length(np1))
#pragma omp parallel for private(ip)
  for (i=0;i<np1;i++) {</pre>
   ppot[i] = threed_int(x0,xn,y0,yn,z0,zn,nx,ny,nz,xp[i],yp[i],zp[i]);
#pragma omp section
#pragma omp parallel for private(ip)
  for (i=0;i<np2;i++) {</pre>
   pot[i+np1] =
  threed_int(x0,xn,y0,yn,z0,zn,nx,ny,nz,xp[i+np1],yp[i+np1],zp[i+np1]);
```



### Resources

### http://software.intel.com/mic-developer

- Developer's Quick Start Guide
- Programming Overview
- User Forum at

http://software.intel.com/en-us/forums/intel-many-integrated-core

http://software.intel.com/en-us/articles/programming-andcompiling-for-intel-many-integrated-core-architecture

http://software.intel.com/en-us/articles/advanced-optimizationsfor-intel-mic-architecture

Intel<sup>®</sup> Composer XE 2013 for Linux<sup>\*</sup> User and Reference Guides

Intel Premier Support

https://premier.intel.com







### Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2014, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

